

October 2000 Revised June 2005

74LVTH162373

Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs and 25Ω Series Resistors in the Outputs

General Description

The LVTH162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The LVTH162373 is designed with equivalent 25Ω series resistance in both the HIGH and LOW states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The LVTH162373 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These latches are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH162373 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- \blacksquare Outputs include equivalent series resistance of 25Ω to make external termination resistors unnecessary and reduce overshoot and undershoot
- Functionally compatible with the 74 series 16373
- Latch-up performance exceeds 500 mA
- ESD performance:


Human-body model > 2000V Machine model > 200V Charged-device model > 1000V

Ordering Code:


Order Number	Package Number	Package Description
74LVTH162373MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TUBES]
74LVTH162373MEX (Note 1)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL]
74LVTH162373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES]
74LVTH162373MTX (Note 1)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: Use this Order Number to receive devices in Tape and Reel.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Input (Active LOW)
LE _n	Latch Enable Input
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	3-STATE Outputs

Truth Tables

	Inputs					
LE ₁	OE ₁	I ₀ –I ₇	0 ₀ –0 ₇			
Х	Н	Х	Z			
Н	L	L	L			
Н	L	Н	Н			
L	L	Х	O _o			

	Inputs					
LE ₂	OE ₂	I ₈ –I ₁₅	O ₈ -O ₁₅			
Х	Н	Х	Z			
Н	L	L	L			
Н	L	Н	Н			
L	L	Χ	O _o			

H = HIGH Voltage Level

Functional Description


The LVTH162373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e, a latch output will change states each time its D input changes. When LE_n is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE_n. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.


L = LOW Voltage Level

X = Immaterial Z = HIGH Impedance

O_o = Previous output prior to HIGH-to-LOW transition of LE

Logic Diagrams





Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
V _I	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 3)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
I _O	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
		128	V _O > V _{CC} Output at LOW State	IIIA
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH Level Output Current		-12	mA
I _{OL}	LOW Level Output Current		12	mA
T _A	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 3: Io Absolute Maximum Rating must be observed.

DC Electrical Characteristics

Symbol	Parameter		V _{CC}	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
Syllibol	Faiametei		(V)	Min	Max	Ullits	Conditions
V _{IK}	Input Clamp Diode Voltage		2.7		-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or
V _{IL}	Input LOW Voltage		2.7-3.6		0.8	V	$V_O \ge V_{CC} - 0.1V$
V _{ОН}	Output HIGH Voltage		2.7-3.6	V _{CC} - 0.2		V	I _{OH} = -100 μA
			3.0	2.0		V	I _{OH} = -12mA
/ _{OL}	Output LOW Voltage		2.7		0.2	V	I _{OL} = 100 μA
			3.0		0.8	V	I _{OL} = 12 mA
I(HOLD)	Bushold Input Minimum Drive		3.0	75		μА	V _I = 0.8V
				-75		μА	V _I = 2.0V
I(OD)	Bushold Input Over-Drive		3.0	500		μА	(Note 4)
	Current to Change State			-500		μΑ	(Note 5)
I	Input Current		3.6		10		V _I = 5.5V
	Ι Γ	Control Pins	3.6		±1		$V_I = 0V$ or V_{CC}
	Ī	Data Pins	3.6		-5	μА	$V_I = 0V$
		Dala FIIIS	3.0		1		$V_I = V_{CC}$
OFF	Power Off Leakage Current		0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
PU/PD	Power Up/Down 3-STATE		0-1.5V		±100	μА	V _O = 0.5V to 3.0V
	Output Current		0-1.50		100	μА	$V_I = GND \text{ or } V_{CC}$
OZL	3-STATE Output Leakage Current		3.6		-5	μΑ	V _O = 0.5V
OZH	3-STATE Output Leakage Current		3.6		5	μΑ	V _O = 3.0V
OZH ⁺	3-STATE Output Leakage Current		3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$
ССН	Power Supply Current		3.6		0.19	mA	Outputs HIGH
CCL	Power Supply Current		3.6		5	mA	Outputs LOW
CCZ	Power Supply Current		3.6		0.19	mA	Outputs Disabled

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC}	T _A = -40°C to +85°C		Units	Conditions	
- Cy20.		(V)	Min	Max	•	001141110110	
I _{CCZ} +	Power Supply Current	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$,	
						Outputs Disabled	
Δl _{CC}	Increase in Power Supply Current	3.6		0.2	mA	One Input at V _{CC} – 0.6V	
	(Note 6)	3.0		0.2	IIIA	Other Inputs at V _{CC} or GND	

Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 7)

Symbol	mbol Parameter		$T_A = 25^{\circ}C$		Units	Conditions	
Oymboi	raianetei	(V)	Min	Тур	Max	Onito	$ extbf{C}_{ extsf{L}} = extbf{50} extbf{pF}, extbf{R}_{ extsf{L}} = extbf{500} \Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 8)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 8)

Note 7: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics


	T _A =	$T_A = -40$ °C to +85°C, $C_L = 50$ pF, $R_L = 500$ Ω					
Parameter	V _{CC} = 3	3.3V ± 0.3V	V _{CC}	Units			
	Min	Max	Min	Max			
Propagation Delay	1.3	4.8	1.3	5.3	ns		
D _n to O _n	1.4	4.8	1.4	5.1	115		
Propagation Delay	1.7	5.0	1.7	5.1	ns		
LE to O _n	1.4	5.1	1.4	5.8	115		
Output Enable Time	1.6	5.0	1.6	6.0			
	1.0	5.4	1.0	6.6	ns		
Output Disable Time	1.6	5.1	1.6	5.0	ns		
	1.8	5.4	1.8	5.7	115		
Setup Time, D _n to LE	1.0		0.8		ns		
Hold Time, D _n to LE	1.0		1.1		ns		
LE Pulse Width	3.0		3.0		ns		
Output to Output Skew (Note 9)		1.0		1.0	ns		
		1.0		1.0	115		
	Propagation Delay D _n to O _n Propagation Delay LE to O _n Output Enable Time Output Disable Time Setup Time, D _n to LE Hold Time, D _n to LE LE Pulse Width	Parameter V _{CC} = 3 Min Min Propagation Delay 1.3 D _n to O _n 1.4 Propagation Delay 1.7 LE to O _n 1.4 Output Enable Time 1.6 1.0 1.8 Setup Time, D _n to LE 1.0 Hold Time, D _n to LE 1.0 LE Pulse Width 3.0	Parameter V _{CC} = 3.3V ± 0.3V Min Max Propagation Delay 1.3 4.8 Propagation Delay 1.7 5.0 LE to On 1.4 5.1 Output Enable Time 1.6 5.0 1.0 5.4 Output Disable Time 1.6 5.1 1.8 5.4 Setup Time, Dn to LE 1.0 Hold Time, Dn to LE 1.0 LE Pulse Width 3.0 Output to Output Skew (Note 9) 1.0	Parameter V _{CC} = 3.3V ± 0.3V V _{CC} Min Max Min Propagation Delay 1.3 4.8 1.3 Propagation Delay 1.7 5.0 1.7 LE to O _n 1.4 5.1 1.4 Output Enable Time 1.6 5.0 1.6 1.0 5.4 1.0 Output Disable Time 1.6 5.1 1.6 1.8 5.4 1.8 Setup Time, D _n to LE 1.0 0.8 Hold Time, D _n to LE 1.0 1.1 LE Pulse Width 3.0 3.0 Output to Output Skew (Note 9) 1.0 1.0	Parameter V _{CC} = 3.3V ± 0.3V V _{CC} = 2.7V Min Max Min Max Propagation Delay 1.3 4.8 1.3 5.3 D _n to O _n 1.4 4.8 1.4 5.1 Propagation Delay 1.7 5.0 1.7 5.1 LE to O _n 1.4 5.1 1.4 5.8 Output Enable Time 1.6 5.0 1.6 6.0 1.0 5.4 1.0 6.6 Output Disable Time 1.6 5.1 1.6 5.0 1.8 5.4 1.8 5.7 Setup Time, D _n to LE 1.0 0.8 Hold Time, D _n to LE 1.0 1.1 LE Pulse Width 3.0 3.0 Output to Output Skew (Note 9) 1.0 1.0		

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 10)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = OPEN, V_I = 0V \text{ or } V_{CC}$	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$, $V_O = 0V$ or V_{CC}	8	pF

Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



Package Number MS48A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -12.50±0.10 0.40 TYP -B-0±0.10 1.60 3.20 8.10 4.05 O.2 C B A ALL LEAD TIPS PIN #1 IDENT 0.50 LAND PATTERN RECOMMENDATION □ 0.1 C SEE DETAIL A 0.90+0.15 0.09-0.20-0.10±0.05 0.50 0.17-0.27 **♦** 0.13**®** A B\$ C\$ 12.00' TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 GAGE PLANE 0.25 NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED, DATE 4/97. B. DIMENSIONS ARE IN MILLIMETERS. SEATING PLANE 0.60±0.10 - 1.DD C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com